View IDT74FCT16374ETPA_4110050.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FAST CMOS 16-BIT REGISTER (3-STATE)
Integrated Device Technology, Inc.
IDT54/74FCT16374T/AT/CT/ET IDT54/74FCT162374T/AT/CT/ET
FEATURES:
* Common features: - 0.5 MICRON CMOS Technology - High-speed, low-power CMOS replacement for ABT functions - Typical tSK(o) (Output Skew) < 250ps - Low input and output leakage 1A (max.) - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack - Extended commercial range of -40C to +85C - VCC = 5V 10% * Features for FCT16374T/AT/CT/ET: - High drive outputs (-32mA IOH, 64mA IOL) - Power off disable outputs permit "live insertion" - Typical VOLP (Output Ground Bounce) < 1.0V at VCC = 5V, TA = 25C * Features for FCT162374T/AT/CT/ET: - Balanced Output Drivers: 24mA (commercial), 16mA (military) - Reduced system switching noise - Typical VOLP (Output Ground Bounce) < 0.6V at VCC = 5V,TA = 25C
DESCRIPTION:
The FCT16374T/AT/CT/ET and FCT162374T/AT/CT/ET 16-bit edge-triggered D-type registers are built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable (xOE) and clock (xCLK) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin. The FCT16374T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers. The FCT162374T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times- reducing the need for external series terminating resistors. The FCT162374T/AT/CT/ET are plug-in replacements for the FCT16374T/AT/CT/ET and ABT16374 for on-board bus interface applications.
FUNCTIONAL BLOCK DIAGRAM
1OE
2OE
1CLK 1D1
2CLK
D
1O1
2D1
D
2O1
C
C
TO 7 OTHER CHANNELS
2542 drw 01
TO 7 OTHER CHANNELS
2542 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FEBRUARY 1997
DSC-2542/9
(c)1997 Integrated Device Technology, Inc. 5.8 For the latest information regarding this part, please contact IDT's web site at http://www.idt.com or fax-on-demand service at (US)1-800-9-IDT-FAX / (International) 408-492-8391.
1
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
1OE 1O1 1O2
1 2 3 4 5 6 7 8 9 10 11 12 SO48-1 SO48-2 13 SO48-3 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
1CLK 1D1 1D2
1OE 1O1 1O2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 E48-1
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
2542 drw 04
1CLK 1D1 1D2
GND
1O3 1O4
GND
1D3 1D4
GND
1O3 1O4
GND
1D3 1D4
VCC
1O5 1O6
VCC
1D5 1D6
VCC
1O5 1O6
VCC
1D5 1D6
GND
1O7 1O8 2O1 2O2
GND
1D7 1D8 2D1 2D2
GND
1O7 1O8 2O1 2O2
GND
1D7 1D8 2D1 2D2
GND
2O3 2O4
GND
2D3 2D4
GND
2O3 2O4
GND
2D3 2D4
VCC
2O5 2O6
VCC
2D5 2D6
VCC
2O5 2O6
VCC
2D5 2D6
GND
2O7 2O8 2OE
GND
2D7 2D8 2CLK
2542 drw 03
GND
2O7 2O8 2OE
GND
2D7 2D8 2CLK
SSOP/ TSSOP/TVSOP TOP VIEW
CERPACK TOP VIEW
5.8
2
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
PIN DESCRIPTION
Pin Names xDx xCLK xOx xOE Description Data Inputs Clock Inputs 3-State Outputs. 3-State Output Enable Input (Active LOW)
2542 tbl 01
FUNCTION TABLE(1)
Inputs Function Hi-Z Load Register xDx X X L H L H
NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance = LOW-to-HIGH Transition
Outputs xOE OE H H L L H H xOx Z Z L H Z Z
2542 tbl 02
xCLK L H

ABSOLUTE MAXIMUM RATINGS(1)
Symbol Description Max. VTERM(2) Terminal Voltage with Respect to -0.5 to +7.0 GND -0.5 to VTERM(3) Terminal Voltage with Respect to GND VCC +0.5 TSTG Storage Temperature -65 to +150 IOUT DC Output Current -60 to +120 Unit V V
CAPACITANCE (TA = +25C, f = 1.0MHz)
Symbol Parameter(1) CIN Input Capacitance CI/O I/O Capacitance Conditions VIN = 0V VOUT = 0V Typ. 3.5 3.5 Max. Unit 6.0 pF 8.0 pF
2542 lnk 04
C
mA
NOTE: 1. This parameter is measured at characterization but not tested.
2542 lnk 03 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. All device terminals except FCT162XXXT Output and I/O terminals. 3. Output and I/O terminals for FCT162XXXT.
5.8
3
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Commercial: TA = -40C to +85C, VCC = 5.0V 10%; Military: TA = -55C to +125C, VCC = 5.0V 10%
Symbol VIH VIL II H II L IOZH IOZL VIK IOS VH ICCL ICCH ICCZ Parameter Input HIGH Level Input LOW Level Input HIGH Current (Input pins)(5) Input HIGH Current (I/O pins)(5) Input LOW Current (Input pins)(5) VCC = Max. VCC = Min., IIN = -18mA VCC = Max., VO = GND(3)
--
Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VCC = Max. VI = VCC VI = GND VO = 2.7V VO = 0.5V
Min. 2.0 -- -- -- -- -- -- -- -- -80 -- --
Typ.(2) --
-- -- -- -- -- -- -- -0.7 -140
Max.
--
Unit V V
0.8
1 1 1 1 1 1
-1.2 -250 --
A
Input LOW Current (I/O pins)(5) High Impedance Output Current (3-State Output pins) (5) Clamp Diode Voltage Short Circuit Current Input Hysteresis Quiescent Power Supply Current
A
V mA mV
100 5
VCC = Max., VIN = GND or VCC
500
A
2542 lnk 05
OUTPUT DRIVE CHARACTERISTICS FOR FCT16374T
Symbol IO VOH Parameter Output Drive Current Output HIGH Voltage Test Conditions(1) VCC = Max., VO = 2.5V(3) VCC = Min. VIN = VIH or VIL IOH = -3mA IOH = -12mA MIL. IOH = -15mA COM'L. IOH = -24mA MIL. IOH = -32mA COM'L.(4) VCC = Min. IOL = 48mA MIL. VIN = VIH or VIL IOL = 64mA COM'L. VCC = 0V, VIN or VO 4.5V Min. -50 2.5 2.4 2.0 -- -- Typ.(2)
--
Max.
-180
Unit mA V V V V A
2542 lnk 06
3.5 3.5 3.0 0.2 --
-- -- -- 0.55 1
VOL IOFF
Output LOW Voltage Input/Output Power Off Leakage(5)
OUTPUT DRIVE CHARACTERISTICS FOR FCT162374T
Symbol IODL IODH VOH VOL Parameter Output LOW Current Output HIGH Current Output HIGH Voltage Output LOW Voltage Test Conditions(1) VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V (3) VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V(3) VCC = Min. VIN = VIH or VIL VCC = Min. VIN = VIH or VIL IOH = -16mA MIL. IOH = -24mA COM'L. IOL = 16mA MIL. IOL = 24mA COM'L. Min. 60 -60 2.4 -- Typ.(2) 115 -115 3.3 0.3 Max. 200 -200 -- 0.55 Unit mA mA V V
2542 lnk 07
NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 5.0V, +25C ambient. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. Duration of the condition can not exceed one second. 5. The test limit for this parameter is 5A at TA = -55C.
5.8
4
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) VCC = Max. VIN = 3.4V(3) VCC = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle xOE = GND fi = 5MHz 50% Duty Cycle One Bit Toggling VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle xOE = GND Sixteen Bits Toggling fi = 2.5MHz 50% Duty Cycle VIN = VCC VIN = GND Test Conditions(1) Min. -- -- Typ.(2) 0.5 60 Max. 1.5 100 Unit mA A/ MHz
IC
Total Power Supply Current (6)
VIN = VCC VIN = GND
--
0.6
1.5
mA
VIN = 3.4V VIN = GND
--
1.1
3.0
VIN = VCC VIN = GND
--
3.0
5.5 (5)
VIN = 3.4V VIN = GND
--
7.5
19.0 (5)
NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCPNCP/2 + fiNi) ICC = Quiescent Current (ICCL, ICCH and ICCZ) ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) NCP = Number of Clock Inputs at fCP fi = Input Frequency Ni = Number of Inputs at fi
2542 tbl 08
5.8
5
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT16374T/162374T Com'l. Symbol Parameter Condition(1) Min.(2) Max. Mil. Min.(2) Max. FCT16374AT/162374AT Com'l. Min.(2) Max. Mil. Min.(2) Max. Unit
tPLH tPHL tPZH tPZL tPHZ tPLZ tSU
Propagation Delay xCLK to xOx Output Enable Time Output Disable Time
CL = 50pF RL = 500
2.0 1.5 1.5 2.0 1.5 7.0 --
10.0 12.5 8.0 -- -- -- 0.5
2.0 1.5 1.5 2.0 1.5 7.0 --
11.0 14.0 8.0 -- -- -- 0.5
2.0 1.5 1.5 2.0 1.5 5.0 --
6.5 6.5 5.5 -- -- -- 0.5
2.0 1.5 1.5 2.0 1.5 6.0 --
7.2 7.5 6.5 -- -- -- 0.5
ns ns ns ns ns ns ns
Set-up Time HIGH or LOW, xDx to xCLK tH Hold Time HIGH or LOW, xDx to xCLK tW xCLK Pulse Width HIGH or LOW tSK(o) Output Skew (3)
FCT16374CT/162374CT Com'l. Symbol Parameter Condition(1) Min.(2) Max. Mil. Min.(2) Max.
FCT16374ET/162374ET Com'l. Min.(2) Max. Mil. Min.(2) Max. Unit
tPLH tPHL tPZH tPZL tPHZ tPLZ tSU
Propagation Delay xCLK to xOx Output Enable Time Output Disable Time
CL = 50pF RL = 500
2.0 1.5 1.5 2.0 1.5 5.0 --
5.2 5.5 5.0 -- -- -- 0.5
2.0 1.5 1.5 2.0 1.5 6.0 --
6.2 6.2 5.7 -- -- -- 0.5
1.5 1.5 1.5 1.5 0.0 3.0 (4) --
3.7 4.4 3.6 -- -- -- 0.5
-- -- -- -- -- -- --
-- -- -- -- -- -- --
ns ns ns ns ns ns ns
2542 tbl 09
Set-up Time HIGH or LOW, xDx to xCLK tH Hold Time HIGH or LOW, xDx to xCLK tW xCLK Pulse Width HIGH or LOW tSK(o) Output Skew (3)
NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. 4. This limit is guaranteed but not tested.
5.8
6
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS
V CC 500 VIN Pulse Generator RT D.U.T. 50pF CL 500 VOUT 7.0V
SWITCH POSITION
Test Open Drain Disable Low Enable Low All Other Tests Open
2542 lnk 10 DEFINITIONS: CL= Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
Switch
Closed
2542 drw 05
SET-UP, HOLD AND RELEASE TIMES
PULSE WIDTH
DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. tSU
tH
3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V
2542 drw 06
LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE
1.5V
tREM
1.5V
2542 drw 07
tSU
tH
PROPAGATION DELAY
ENABLE AND DISABLE TIMES
ENABLE DISABLE 3V 1.5V tPZL OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH SWITCH CLOSED tPZH SWITCH OPEN 1.5V 0V 0V 3.5V 1.5V tPHZ 0.3V VOH tPLZ 0V 3.5V 0.3V VOL
SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL
3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V
2542 drw 08
CONTROL INPUT
2542 drw 09 NOTES: 1. Diagram shown for input Control Enable-LOW and input Control DisableHIGH 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns
5.8
7
IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
ORDERING INFORMATION
IDT XX XXXX FCT Temp. Range Device Type X Package X Process Blank B PV PA PF E 16374T 16374AT 16374CT 16374ET 162374T 162374AT 162374CT 162374ET 54 74 Commercial MIL-STD-883, Class B Shrink Small Outline Package (SO48-1) Thin Shrink Small Outline Package (SO48-2) Thin Very Small Outline Package (SO48-3) CERPACK (E48-1) Non-Inverting 16-Bit Register
-55C to +125C -40C to +85C
2542 drw 10
5.8
8

▲Up To Search▲

Price & Availability of IDT74FCT16374ETPA

	To Download IDT74FCT16374ETPA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .